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Introduction
Power electronic modules constitute one of the driving forces towards modularization and integration of power electronic systems [1] [2] . For instance, commercial IGBT power modules include singlephase leg and three-phase inverter, which utilize two or six pairs of anti-paralleled IGBT and freewheeling diodes. The packaging technology of power modules is mainly based on wire-bond technology. Stray inductance is a major concern in the design of IGBT packages and power stages with both high switching speed and high power handling requirements. Stray inductance inside a module package includes the inductance of electrode, inductance due to bonding wires and inductance due to substrate pattern [2] . The domain of power hybrid integration aims at producing a power electronics which is more compact and more reliable. One solution consists in the reduction of the commutation loop stray inductance.
Several contributions were repor the improvement in the structure The proposed approach is an orig the integration both at the semic switches are judiciously integrate is devised so that to reduce the respect to ground.
Illustration of the propo
The proposed approach allows th generic independent power chi monolithically integrated in a monolithic chip is based on the v [9] [10] [11] . For the low-side, the IGB chip (Fig. 1c) . Likewise, the dio power chip (Fig. 1d) . The back Diode power chips) are relativ dielectrically filled deep trenches the same N-drift region within e Concerning the packaging, the th is minimized. This is possible common anode multi-pole chip chip as shown in figure 1b. Base low-side chips, no high dv/dt ap rted for the stray inductance reduction. These app of the package to reduce the parasitics of the mo ginal concept in which the converter performance conductor level and at the power assembly leve ed within three different monolithic power chips stray inductance of the commutation loop and sed three-chip integration approach he realization of a multi-phase IGBT based conve ips (Fig. 1a ) [5] [6] [7] [8] . For the high-side, the IGB single multi-pole Common Anode power chip vertical integration of multiple Reverse Conductin BTs are monolithically integrated in a vertical sin des are monolithically integrated in another verti kside of the low-side power chips (multi-pole I vely thick P + substrates which allows one to s [12] [13] [14] [15] for insulation between IGBTs and betw ach power chip. hree chips are placed so that the stray inductance by placing the low-side IGBT multi-pole chip and the low-side diode chip on the other side o ed on the fact that the load connection is at the t ppears on the assembly substrate avoiding then proaches are based on dule [1] [2] [3] [4] . e is improved through el. Indeed, the power s and a new assembly its dv/dt effect with erter using only three BTs and diodes are p (Fig. 1e ) [5] . This ng IGBT (RC-IGBT) ngle multi-pole power ical single multi-pole IGBT and multi-pole envisage the use of ween diodes that share chip assembly for the hips applied to an Hmulti-pole Common of the switching cell p on one side of the of the common anode top of one of the two n any high frequency leakage current through this one. The combination of a low stray inductance and a low common-mode leakage current is an interesting issue when considering fast Si power devices and WBG components. It should be noted that the three-chip approach is a generic approach which can be easily extended to a power converter consisting of "X"-phase. Thereby, the number of chips and the commutation loops remain unchanged as compared with the case of the H-bridge converter.
Application of the proposed 3-chip integration approach for an H-bridge converter
We study the three-chip approach in an H-bridge converter. To highlight the advantages brought by the 3-chip approach, two solutions are considered: the realization of a conventional H-bridge (Fig. 2a) and the realization of a 3-chip based H-bridge (Fig. 2b) . The conventional H-bridge uses four RC-IGBTs. For the validation of the 3-chip approach on an Hbridge, we use one Common Anode chip for the high-side but, for the low-side we use two discrete IGBTs and two discrete diodes. Common Anode chip, RC-IGBTs and IGBTs were realized in our micro and nanotechnology platform and characterized [5] . The operating modes of the three monolithic multi-pole power chips and their association within an Hbridge converter have been studied by 2D simulations. The results are presented in the following section. 
Validation of the three-chip based H-bridge by 2D simulations

Sentaurus
TM 2D simulations were carried-out in order to validate the operating modes of the monolithic power chips. The operating modes of the common anode chip were already validated in previously reported works [5] . So we will focus on the operating modes of the two new monolithic multi-pole structures composed of IGBTs or diodes. We validated their operating modes separately in a simplified switching circuit. The simulation conditions and results are presented hereafter. It should be noted that in these two multi-pole monolithic structures, the active area of each section is of 1 cm 2 (see Fig. 1c and Fig. 1d ). 
Common cathode multi-IGBT power chip
This structure has three electrodes: two anode electrodes and one cathode electrode which is common for the two IGBT sections. In this inverter application, when one section is in ON-state, the other adjacent section is in OFF-state. So, this structure must support the applied anode1-anode2 voltage. Insulation between the two IGBT sections is achieved by dielectrically (oxide for 2D simulations) filled trenches that are placed between the IGBT sections. The simulation conditions are the following: a 600 V DC voltage is applied between the anode electrodes and a DC current supply of 100 A/cm 2 is Figure  3a shows the current density distribution in ON-state IGBT section. Figure 3b shows the equipotential lines in OFF-state IGBT section. We can see that the right section is in OFF-state and a space charge expands in the N -region between the dielectrically filled trenches. The leakage current in the OFFstate section is about 46 µA. The used trench depth in simulations is of 180 µm. 
Common anode multi-PiN-diode power chip
This structure has also three electrodes: two cathode electrodes at the top side and one anode electrode common to the two diode sections at the backside. This structure was chosen because it enables a direct top-to-top side connection with the common anode chip by means of one wire-bonding link without a flipping operation. This structure must support the applied voltage between the two cathode electrodes. To validate the operating modes, simulation conditions are the same as previously: a 600 V DC voltage is applied between the cathode electrodes and a DC current supply of 100 A/cm 2 is connected to the common anode electrode. Figure 4a shows the distribution of current density in ON-state section of the multi-diode chip. Figure  4b shows the equipotential lines in OFF-state section of the multi-diode chip. We can see that the right diode section is reverse biased and space charge expands mainly in the N -region. The leakage current in OFF-state section is about 2.7 µA. The trench depth used in simulations is of 240 µm. 
H-bridge converter
Once the operating modes of the two monolithic structures have been validated, we associated them with the common anode chip to realize an H-bridge chopper as shown in Figure 2b . The results are shown in figure 5 . A 100 A DC-current source is inserted between the switching cells. A 600 V DCvoltage source is applied between the anode electrode of the common anode chip and the cathode electrode of the multi-pole IGBT chip. The IGBTs are controlled using a dead time of 1 µs. 
Packaging for the propo Description of the power mo
For the purpose of comparing converters were envisaged. The different sizes and of different te The first layout corresponds to th proposed "3-chip" concept. Both module. However, for validating substrate. The thermal aspect is converters only on a PCB subs commutation cells.
The conventional converter that u with the control environment is g loops are of equal length and cop 130 mm².
For validating the 3-chip conce IGBT chips and two PiN diode "commutation leg", this approac commutation loop of a single "le « L Loop diode », of equal lengths 6d). The decoupling capacitor capacitance associated with the diode C m,diode (Fig. 6g) . The com lower than the conventional layo 6f. The new assembly based on length of the commutation loop. loop. Indeed, the areas of the lo than the conventional « L Loop » reduction permits to reduce lo switches.
(a) (b) it resulting from the association of the three monolit osed 3-chip concept odules: conventional H-bridge and 3-chip H and validating our optimization approach, tw e two converter versions are generic and can chnologies (Si, SiC). he conventional converter, while the second layo h converters were designed so that they can be g this study, we realized/transposed our converter s not taken into account in this study. If one strate, he could preferably use a two-layer in o uses four RC-IGBTs is given in figure 6a . A gen given in figure 6c. With this conventional approa planar with the PCB (Fig. 6b) 
Assembly
This section describes the follow end, we consider the 3-chip conv for each of the other converters. wider than the decoupling capaci chips for positioning the chips an kapton film behaves as a passiva following steps are summarized should be noted that the procedur Step 1
Step 2
Step 3
Step 4
Kapton
Modeling of an elementary commutation loop at turn-off
We consider the case of a fast and hard switching to turn-off, obtained using a very small external gate resistance (or close to zero) that gives birth to a negligible Miller effect in time duration (disappearance of Miller plateau) [16] . In these conditions, the driver output voltage is quasi-directly applied to the gate MOSFET (remains only the polysilicon gate resistance and the driver's output resistance). Therefore, the MOS channel current decreases to zero before the voltage starts to rise significantly across the MOSFET (i.e sequence of dV ds /dt) and the equivalent parasitic capacitance seen between the drain and the source is given by C oss = C ds + C gs . The free wheeling diode starts to conduct as soon as C oss is fully charged. Therefore, the commutation loop at turn-off of the controlled switch can be modelled by the following schematics: Therefore, the total maximum overshoot voltage across the switch can be obtained by summing up the terms of overvoltage that appear in Fig. 8b ): 
According to this equation, we can see the different terms associated to the commutation loop. Terms a) and b) deals with the effect of the storage energy in the stray inductance of the busbar and the stray inductance of the switching cell on the overvoltage across C dec and C oss . The first one is low and at medium frequency (<5MHz) while the second is predominant more and more with WBG chips that exhibit low capacitance.cm² values compared to Si devices and so a high frequency oscillation (>50MHz). In term b), K represents the factor of current sharing between C oss and CT diode . Term c) describes the dynamic forward recovery at the turn-on of the diode, especially for Si PIN diode. Finally, term d) represents the effect of a residual channel current through the switching loop if a significant Miller effect is realized. In summary, for integrated and fast converter, the ratio ESL X /C X must be minimised in order to reduce oscillations. A reduction in C X must be accompanied by a reduction of ESL X in the same proportion.
Method for the characterization in time domain of the commutation cell at turn-off
A frequency domain modeling approach based on the decomposition into constitutive elements (set of wire bonds, decoupling capacitor and filtering, busbar, PCB…) was realised by means of an Agilent 4294A impedance analyzer associated to a coaxial compensated probe 42941A dedicated for measurements on a PCB. The results will not be presented in detail in this paper. Only the measurement values will be provided for comparison purposes with the temporal analysis approach (which is described in this section). In order to highlight the oscillations at power device turn-off, we tested the converters (conventional as well as proposed) using the classical double pulse method. This circuit is generally used for the characterisation of overvoltage phenomena at turn-off. The principle consists in controlling the phase leg with two pulses. The first pulse allows current installation, the second one, which is smaller and closer to an ideal impulse, permits the excitation of the commutation cell in order to obtain the oscillations.
(a) (b) (c) In this paper, the characterization of the commutation loops of the previously presented assemblies (see Fig. 6 ) focus on the analysis of the voltage waveform across one of the transistors (between drainkelvin and source-kelvin) at turn-off. The lower side transistor is preferred because it allows eliminating measurements perturbation by the effect of the involved common mode voltage. The analysis of the components constituting the amplitude and frequency of the voltage waveform enable us to extract the physical parameters characterising the quality of the commutation cell. According to equation 1, two main temporal components are involved: the first one is called HF allows to characterize the couple (L SCeq , C oss ), the second one called MF allows to characterize the couple (L Beq , C dec ). This methodology will be applied to two groups of converter boards. One group corresponds to an assembly called "conventional" and uses two chips mounted on the backside and wired using two sets of wire bonds (cf. Table III): case 1.1) (silicon version) and case 1.2) (full-SiC version). A second group corresponds to an assembly equivalent to the thee-chip approach detailed in § II of this paper. In this "proposed" assembly, one of the two chips of the commutation cell is mounted using flip-chip technique and wired using a single set of wire bonds (cf. nce analyzer and probe has allowed realizing dist on loops. These results are considered as referenc ized commutation loop is at least twice less indu se the safety margin (SOA) and the reliability lev evices, the turn-off losses and EMI emission. tors with chips allow to reduce strongly stray ype IPM internal stray > 20nH). The optimized c er thermal substrate combined to a volumic pas he chips and so the length of interconnections. e stray inductance values have been proposed: the ge oscillation, the second b), based on a) and com forms tinct and reproducible ce results (Table V) . uctive than the classic vel, and to reduce the expression, finally c) based on the time period of the oscillation. For now, the damping factor is not considered. So, one can demonstrate that method a) gives lower bound values whereas method c) gives upper bound values. Method c) is more easy and accurate to implement, and gives more coherent results as compared to the impedance analyser measurements. 
Conclusion
The aim of this work was to present a novel approach for integration of multi-phase converters, that combines both monolithic integration and hybrid assembly of Si-chip. This converter integration approach makes use of three multi-pole power chips to realize any generic multi-phase power converter. The operating modes of each power chip were validated independently and in a complete H-bridge inverter, using mixed mode Sentaurus TM simulations. In order to characterize the commutation loop of the 3-chip approach, two power modules with different technologies (Si and SiC dies) have been realized on PCB substrates and the stray inductances were measured using a precision impedance analyzer. Double-pulse characterizations were also performed to illustrate the effect of stray inductance reduction at the turn-off. For comparison purposes, two classical power converters have been also realized and analyzed. According the results, the proposed layout allows reducing the stray inductance by at least a ratio of two as compared to the classical layout. To further improve the performances, a Direct Lead Bonding (DLB) version for the proposed packaging is envisaged.
